Power Conversion Systems enabled by SiC-based Monolithic Bidirectional FET (BiDFET)

Subhashish Bhattacharya


Prof. Jay Baliga – SiC BiDFET device Prof. Doug Hopkins – Advanced packaging of SiC BiDFET device

FREEDM Annual Meeting 2024 Presentation April 2, 2024





Four Quadrant Switch (FQS): The Ideal Power Device (The Holy Grail)



Ideal Device Characteristics:

- Large Forward & Reverse Blocking Capability
- Bi-directional current flow
- Zero On-State Voltage Drop
- Fast Switching Capability
- Gate Voltage Controlled Output Characteristics
- Excellent Safe-Operating-Area

ASD needs Energy Storage Element:

- DC link capacitor as energy storage element
- Bulky
- Expensive
- Poor Reliability
- Degraded performance under high temperature
- Single point failure




B. J. Baliga, Fundamentals of Power Semiconductor Devices, 2nd Edition, Springer-Science, 2019 B. J. Baliga, "The IGBT Device", Elsevier, 2015





Four Quadrant Switch (FQS) Enabled Direct AC-AC Matrix or Cyclo Converter




- Direct AC-AC Matrix or Cyclo Converter creates a variable output voltage with unrestricted frequency using an array of fully controlled four-quadrant bidirectional switches
- Does not need large energy storage element and DC-Link
- "Unfortunately, there were no such devices available" and "Consequently, multiple discrete devices had to be used to construct suitable switch cell" [P.W. Wheeler, et al, "Matrix Converters: A Technology Review", IEEE Trans. Industrial Electronics, vol. 49, no. 2, pp. 276–288, April 2002.]
- CSI have traditionally used Thyristor family reverse voltage blocking (RB) switches [eg. Thyristors, SGTO Thyristors, Symmetric IGCTs] however, Thyristor family RB switches typically have low switching frequency
- WBG based SiC MOSFET with series connected SiC JBS [Junction Barrier Schottky] diode provides a RB switch with increased switching frequency for CSI – however, will have higher conduction voltage drop compared to single MOSFETs or IGBTs
- SiC BiDFET as a monolithic devices offers advantage of lower conduction voltage drop and higher switching frequency for CSI and Direct AC-AC Matrix or Cyclo Converter based power conversion systems




E Electrical and Y Computer Engineering




Monolithic SiC-based Bidirectional FET (BiDFET) Switch: 1200V, 20A DIE





Custom-made 4-terminal package for the BiDFET:





Electrical and Computer Engineering


4-terminal Monolithic BiDFET circuit schematic G2 G1 JBSFET-2 T2 T2 T1

Comparison of fabricated 1.2 kV 20 A BiDFET with previous bidirectional switch implementations

| Switch Configuration | Description | Number of components | On-State Voltage Drop (V) | Switching Loss |
|-------------------------|---|---------------------------|--------------------------------|-------------------|
| | Diode Bridge + 5 Asymmetric IGBT | | 8.6 [2 diodes + 1 | High |
| D2 D4 | Neft & Schauder, IEEE Trans. Ind. Appl., v | ol. 28, pp. 546-551, 1992 | IGBT] | |
| | Asymmetric IGBTs + Freewheeling diodes 4 | | 5.8 [1 diode + 1 | High |
| D1 D2 | Moghe et al., ECCE, pp. 3848- | 3855, 2012 | IGBT] | |
| | Back-to-back symmetric IGBTs | IGBTs 2 [1 symn | | Very High |
| | Takei et al., ISPSD, pp. 413-4 | IGBT] | | |
| | SiC Power MOSFETs + JBS diodes | 4 | 3.1 [1 diode + 1 | Low |
| D1 D2 | Safari et al., IEEE Trans. Power Electron., 2596, 2014 | MOSFET] | | |
| | Back-to-back SiC Power MOSFETs + antiparallel and series JBS diodes | 6 | 3.1 [1 diode + 1 MOSFET] | Low |
| | Ahmed et al., IEEE Trans. Power Electron., 2017 | vol. 32, pp. 1232-1244, | , | |
| | Four-terminal SiC Monolithic BiDFET | 1 | 1.0 [1 BiDFET] | Low |



Gen-1 SiC BiDFET: Chip Design



Objective 1:

- Rated Blocking Voltage = 1.2 kV
- Breakdown Voltage > 1.4 kV
- Use Hybrid JTE Edge Termination BV > 1.6 kV

Objective 2:

- > On-Resistance of BiDFET = 50 m Ω
- > Each JBSFET On-Resistance = 25 m Ω
- Use JBSFET Active Area = 0.45 cm2

Objective 3:

- > Low Internal Gate Resistance < 1 Ω
- Use Gate Runners


Objective 4:


- Improved Packaging and Board Interconnect
- Use Two Gate Bonding Pads per JBSFET







SiC BiDFET Gen-1: Single Chip






Custom-designed 4-terminal package for the BiDFET









- Blocking Voltage > 1400 V
- > On-Resistance = 50 m Ω
- First Pass Success
- Used to demonstrate 1¢ 2.3 kW converter
- C_{iss} = 11,000 pF
- C_{oss} = 500 pF at 1000 V
- C_{rss} = 50 pF at 1000 V

SiC BiDFET Gen-1: Parallel Chips

Objective: Demonstrate Reduced On-Resistance BiDFET by Paralleling Two Chips for 3^o Converter Application






Module Area = 27 cm^2




KS22

- E_{ON} = 1350 μJ
- E_{OFF} = 460 μJ
- E_{TOTAL} = 1810 μJ



Gen-2 BiDFET: Achieve 2x Lower Ron



Objective:

- Rated Blocking Voltage = 1.2 kV
- Breakdown Voltage > 1.4 kV
- > Device On-Resistance = 25 m Ω

Conventional Doubling Die Size Approach:

- Very Low Yield
- Die Size exceeds X-Fab Maximum Reticle Size
- > Impossible

Parallel Gen-1 Dies:

Achieved in Modules

New Design and Process Strategy Created:


- Separate JBS Diode from MOSFET Cells
- Reduces Cell Pitch to 2.8 μm from 6.1 μm
- > Reduces Specific On-Resistance to 5.3 m Ω -cm²
- Ascribe 10 % Active Area to JBS Diode
- > R_{on} = 26 m Ω achievable


Additional Objective:

- > Add Integrated Temperature Sensor
- Use Poly-Silicon Gate Electrode Resistance
- No additional processing required

SiC BiDFET Gen-2 Single Chip

Objective: Demonstrate Reduced On-Resistance BiDFET with Single Chip for 3⁽⁴⁾ Converter Application





Turn-on and Turn-off like a single Gen-1 BiDFET chip

KS22

- Switching Losses (800 V, 20 A):
 - E_{ON} = 1120 μJ
 - **>** E_{OFF} = 250 μJ
 - E_{TOTAL} = 1370 μJ

Single Gen-2 BiDFET chip can handle $20 \text{ A} (\text{V}_{\text{ON}} = 0.5 \text{ V}).$

SiC BiDFET Single Gen-2 Chip vs BP-1 Two Gen-1 Chips in Parallel


Objective: Demonstrate Reduced On-Resistance BiDFET with Single Chip for 3¢ Converter Application

| Module with Single Gen-2 BiDFETs | | | | |
|--|--|--|--|--|
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| Area = 13.7 cm ² | | | | |
| | | | | |
| | | | | |
| Module with Two Gen-1 BiDFETs in Parallel | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |


| Parameter, Units | Gen 1 (2 Chips) | Gen 2 (1 Chip) | Improvement |
|----------------------------|--------------------|-------------------|---------------|
| Chip Area, cm ² | 2.28 | 1.14 | 2 x |
| $R_{DS,ON}, m\Omega$ | 25 | 27 | - |
| g _M , S | 15 | 15 | - |
| C _{ISS} , pF | 15100 | 11730 | 1.3 x |
| C _{OSS} , pF | 1050 | 600 | 1.75 x |
| C _{RSS} , pF | 70 | 70 | - |
| E _{ON} , μJ | 1350 | 1120 | 1.2 x |
| E _{OFF} , μJ | 460 | 250 | 1.8 x |
| E _{TOTAL} , μJ | 1810 | 1370 | 1.3 x |

BiDFET characterization

DPT results of BiDFET module with two Gen-1 dies in parallel at 800V, 100A.



Channel 1: Gate-source voltage (20 V/div) Channel 2: DUT current (50 A/div) Channel 3: Inductor current (50 A/div) Channel 6: DUT voltage (500 V/div) Channel 7: DC bus voltage (500 V/div)




Turn-ON transition






BiDFET characterization


DPT results of BiDFET module with Gen-2 dies at 800V, 20A.



Channel 1: Gate-source voltage (10 V/div) Channel 2: DUT current (20 A/div) Channel 3: Inductor current (20 A/div) Channel 5: Freewheeling device voltage (500 V/div) Channel 6: DUT voltage (500 V/div) Channel 7: DC bus voltage (500 V/div)



Turn-OFF transition




Turn-ON transition







BiDFET characterization




| BIDFET | Vds (V) | lds (A) | Eon (mJ) | Eoff (uJ) | Esw (mJ) | | | |
|--|--------------------|---------|----------|----------------|----------|--|--|--|
| | | 11.6 | 1.09 | 399.78 | 1.49 | | | |
| | | 21.5 | 1.35 | 460.58 | 1.81 | | | |
| | 000 | 42.1 | 1.90 | 507.20 | 2.41 | | | |
| | 800 | 60.8 | 2.36 | .36 660.30 3.0 | | | | |
| | | 81.9 | 2.85 | 781.20 | 3.63 | | | |
| Two Gen-1 dies in | | 101.0 | 3.16 | 1051.50 | 4.21 | | | |
| parallel (R_{g} , on = 3.3 Ω , $R_{q,off}$ = 1 Ω) | | 5.9 | 0.29 | 143.58 | 0.43 | | | |
| on ,g,on , | | 10.8 | 0.33 | 149.00 | 0.48 | | | |
| | (00 | 20.7 | 0.41 | 156.05 | 0.57 | | | |
| | 400 | 30.1 | 0.47 | 203.14 | 0.67 | | | |
| | | 40.7 | 0.54 | 214.60 | 0.75 | | | |
| | | 49.7 | 0.61 | 219.05 | 0.83 | | | |
| | 000 | 10.0 | 0.80 | 211.00 | 1.01 | | | |
| Gen-2 die (R _{g, on} | 800 | 20.0 | 1.12 | 249.67 | 1.37 | | | |
| = 7.5 Ω , R _{g,off} = 2 Ω) | (00 | 5.0 | 0.20 | 47.00 | 0.25 | | | |
| | 400 | 10.0 | 0.26 | 71.71 | 0.33 | | | |
| Dvnamic charac | terization of BiDI | | | | | | | |


Dynamic characterization of BiDFET modules at 400V and 800V

FREEDIN SYSTEMS CENTER



2.3 kW, 1-ph grid connected converter prototype enabled by 1200V, 20A SiC BiDFET





High frequency transformer voltages/current and grid side current at 100% load at 277 VAC voltage.


- Full load operation at 400 V input, 277 V RMS AC output at 2.3 kW power.
- Total harmonic distortion in grid-side current: 4.7%


Hardware prototype of the AC/DC DAB converter for • Power factor: 0.9998

UNIVERSITY Computer Engineering



2.1 kW, 1-ph grid connected converter prototype enabled by 1200V, 20A SiC BiDFET





High frequency transformer voltages/current and grid side current at 100% load at 240 VAC voltage.


- Full load operation at 400V input, 240V RMS output at 2.1 kW
- Total harmonic distortion in grid-side current: 4.8%
- Power factor: 0.9998

Hardware prototype of the AC/DC DAB converter





2.1 kW, 1-ph grid connected converter prototype enabled by 1200V, 20A SiC BiDFET



Hardware prototype of the AC/DC DAB converter

| 2021-07-20 12:10:53 CH1 CH2 CH3 CH4 CH5 CH5 Mot CH 6 UIUIUIUIA 1P2W ① | Sync: U6 LPF: OFF | Manu 600 V Manu 10 A | Upper: 2MHz Lower:0.1 Hz | 50ms HOLD | Internal SLOW |
|--|----------------------|--|--|-----------|------------------|
| Urms6 246.530 | × | S. 2 | 2.11670k | VA | |
| Irms6 8.5860 | A | Q₅ − 0 | 0.03891k | var | WAVE VECTOR |
| P₀ 2.116341 | < W | φ ₆ — | 1.053 | | |
| λ6 -0.99983 | | f6 5 | 9.9978 | | I PLOT |
| | | | | | |
| 2021-07-20 12:10:58 CHICH2 CH3 CH4 CH5 CH MOT CH 6 UIUIUIUIUIAB 1P2W ① | Sync: U6 LPF: OFF | Manu 600 V Manu 10 A | Upper: 2MHz Lower:0.1 Hz | 50ms HOLD | Internal SLOW |
| CH1 CH2 CH3 CH4 CH5 CH6 Mot CH 6 | | Manu 10 A | | | |
| | LPF: OFF | Manu 10 A I _{pk6+} 1 | Lower:0.1 Hz | | SLOW |
| Image: CH3 CH4 CH5 CH Mot CH b IP2W Irms6 8.5860 Imm6 8.4162 | LPF: OFF | Manu 10 A I _{pk6+} 1 | Lower:0.1 Hz 2.8538 | | |
| Irms6 8.5860 | LPF: OFF | Manu 10 A I pk6+ 1 I pk61 | Lower:0.1 Hz 2.8538 2.6376 | | |
| Imm6 Imm6 | | Manu 10 A I pk6+ 1 I pk6 1 I dc6 I ac6 | Lower:0.1 Hz 2.8538 2.6376 0.0000 | | |

Power factor and current total harmonic distortion at 100% load


at 240 VAC voltage.

- Measurement using Hioki Power Analyzer PW6001.
- Current sensors: 50 A, 2 MHz.
- Voltage potentiometers: 1000 V.





2.1 kW, 1-ph grid connected converter prototype enabled by 1200V, 20A SiC BiDFET




Hardware prototype of the AC/DC DAB converter

POWERAMERICA SYSTEMS CENTER



SiC Bi-Directional FET (BiDFET) packaging: 1200V, 50A half-bridge module




 KS11 G11
 D1
 G12
 KS21
 D2
 G22
 KS21

 Image: Single Sin

Half-bridge module packaging layout.



Fabricated half-bridge module.



Half-bridge module thermal simulation (h_coeff=750 W/m²K and Ta=25°C).


- The designed Half-Bridge Module contains two BiDFETs in Parallel per switch to enhance current and power handling capability.
- The package is designed symmetrically to allow for easy installation in the converter.

NC STATE UNIVERSITY **Electrical and Computer Engineering**


•



SiC Bi-Directional FET (BiDFET) packaging: 1200V, 50A half-bridge module



Half-bridge module experimental thermal characterization testbench.




| I (A) | V1 (V) | V2 (V) | Ron_1 (mΩ) | Ron_2 (mΩ) | P1 (W) | P2 (W) | P_total (W) | Tc (°C) | Tj_1 (°C) | Tj_2 (°C) |
|-------|--------|--------|---------------|---------------|--------|--------|-------------|------------|--------------|--------------|
| 22 | 0.49 | 0.49 | 22.2 | 22.3 | 10.8 | 10.8 | 21.6 | 31.5 | 37.9 | 39.2 |
| 27 | 0.61 | 0.61 | 22.5 | 22.7 | 16.4 | 16.5 | 32.9 | 35.5 | 42.1 | 44.3 |
| 30 | 0.69 | 0.69 | 22.8 | 23.1 | 20.6 | 20.8 | 41.3 | 39 | 46.7 | 50.0 |
| 33 | 0.77 | 0.78 | 23.1 | 23.5 | 25.4 | 25.7 | 51.1 | 43 | 51.1 | 55.7 |
| 36 | 0.85 | 0.86 | 23.5 | 23.9 | 30.5 | 31.0 | 61.5 | 48 | 56.5 | 62.2 |
| 39 | 0.93 | 0.95 | 23.9 | 24.4 | 36.2 | 37.0 | 73.1 | 52.5 | 61.7 | 68.6 |
| 42 | 1.03 | 1.06 | 24.6 | 25.3 | 43.2 | 44.5 | 87.7 | 60 | 71.3 | 80.4 |
| 45 | 1.15 | 1.19 | 25.6 | 26.4 | 51.8 | 53.6 | 105.3 | 68 | 83.0 | 93.7 |
| 48 | 1.27 | 1.32 | 26.5 | 27.6 | 60.8 | 63.2 | 124.1 | 75 | 94.5 | 106.2 |
| 50 | 1.38 | 1.45 | 27.6 | 29.0 | 68.6 | 72.1 | 140.7 | 82 | 106.2 | 120.7 |


Experimental thermal characterization testdata.

SYSTEMS CENTER

A POWERAMERICA




Gen-2 BiDFET: Chip Design



<u>Objective</u>: Improved design with 2x lower specific onresistance for the same die size.

- > Gen-1 BiDFET, with on-resistance of 50 m Ω , has JBS diode integrated within MOSFET cells.
- > Gen-2 BiDFET, with on-resistance of 26 m Ω , has JBS diode and MOSFET in separate parts of the JBSFET chip.
- Gen-2 BiDFET On-Resistance further reduction achieved by reducing gate oxide thickness from 55 to 27 nm and reducing channel length from 0.5 μm to 0.3 μm.
- Higher ohmic contact anneal temperature used to further reduce specific on-resistance.
- New BP-2 BiDFET Design has same active area and chip size as the BP-1 BiDFET.
 - **JBS Diode Active Area = 0.045 cm²**
 - MOSFET Active Area = 0.405 cm²
 - > MOSFET $R_{on,sp} = 5.3 \text{ m}\Omega\text{-cm}^2$
 - > MOSFET $R_{on} = 13 m\Omega$
 - > BP-2 BiDFET $R_{on} = 26 \text{ m}\Omega$
 - > BP-2 BiDFET I_{on} = 25 A
 - BP-2 BiDFET V_{on} = 0.65 V @ 25 A

Gen-2 BiDFET: Temperature Sensor




<u>New feature created in Gen-2 BiDFET</u>: On-Chip Temperature Sensing Capability


- Makes use of Silicided Polysilicon Gate Electrode Layer
- No additional processing steps required
- **Silicided Polysilicon Sheet Resistance: 3** Ω/square
- > 100 Ω Poly-Si resistor integrated on-chip to allow BiDFET device temperature monitoring

Temperature Sense Resistor: Uniformity

Sense Resistor Room Temperature Data



| Water Position | R |
|-------------------|------|
| Bottom | 90 Ω |
| Right | 91 Ω |
| Middle | 87 Ω |
| Тор | 92 Ω |




- Measured Temperature Sense Resistance @ RT = 90 Ω
- > Matches design value of ~100 Ω
- Achieved project goal



The 1.2 kV BiDFET Switch: Switching Performance


Test Conditions: $V_{DC} = 800 \text{ V}$, $I_{T_2T_1} = 8-20 \text{ A}$, Case Temperatures: 25 °C, Gate resistances = 10 Ω LS Switch: 1.2 kV BiDFET ($V_{G_1T_1} = -5/20 \text{ V}$, $V_{G_2T_2} = 20 \text{ V}$), HS Switch: 1.2 kV BiDFET ($V_{G_1T_1} = -5 \text{ V}$, $V_{G_1T_1} = 20 \text{ V}$)



IC STATE Electrical and NIVERSITY Computer Engineering




The 1.2 kV BiDFET Switch: Switching Performance



TATE Electrical and ERSITY Computer Engineering




The 1.2 kV BiDFET Switch: Switching Performance – Loss vs Case Temperature



NC STATE Electrical and JNIVERSITY Computer Engineering

SYSTEMS CENTER

The 1.2 kV BiDFET Switch: Static Characterization



NC STATE UNIVERSITY Computer Engineering



Acknowlegments:

- > Prof. Baliga SiC BiDFET device
- Prof. Hopkins Advanced packaging of SiC BiDFET device
- Graduate Students:
- > Device: Aditi Agarwal, Kijeong Han, Ajit Kanale
- > Advanced Packaging: Tzu-Hsuan Cheng
- > PV converter: Ramandeep Narwal
- > Magnetics: Isaac Wong, Sagar Rastogi
- Post-Doc:
- PV Converter Applications: Suyash Shah
- Device Manufacturing:
- X-FAB Foundry: Voshadhi Amarsinghe, John Ransom

Sponsor: DOE SETO [Grant DEEE0008345]; NASA



Electrical and Computer Engineering

